“With a chip that has over 1000 RISC-V processors that are running at extremely low power levels, clocking was one of the more important design considerations for this project. We work directly with the Movellus engineering team to design and debug this innovate clock distribution network. Their CGM and AWM solutions really helped us to achieve our aggressive performance targets while keeping the power within our budget.”